# M1706 16-Bit Digital I/O M-Module

#### **PUBLICATION NO. 980878**

#### RACAL INSTRUMENTS

#### **United States**

(Corporate Headquarters and Service Center) 4 Goodyear St., Irvine, CA 92618-2002 Tel: (800) 722-2528, (949) 859-8999; FAX: (949-859-7139

5730 Northwest Parkway Suite 700, San Antonio, TX 78249 Tel: (210) 699-6799; FAX: (210) 699-8857

#### Europe

(European Corporate Headquarters and Service Center) 18 Avenue Dutartre, 78150 LeChesnay, France Tel: +33 (0)1-39-3-22-22; FAX: +33 (0)1-39-23-22-25

29-31 Cobham Road, Wimborne, Dorset BH27-7PF United Kindom Tel: +44 (0)-1202-872800; Fax: +44 (0)-1202-870810

Via Milazzo 25, 200892 Cinisello B, Milan, Italy Tel: +39 (0)2-6123-901; FAX: +39 (0)2-6129-3606

Technologiepark Bergisch Gladbach, Friedrich-Ebert-Strasse, D-51429 Bergisch Gladbach, Germany Tel: +49-2204-844200; FAX: +49-2204-844219

info@racalinstruments sales@racalinstruments helpdesk@racalinstruments http://www.racalinstruments.com



#### **PUBLICATION DATE: JULY 23, 2003**

Copyright 2003 by Racal Instruments, Inc. Printed in the United States of America. All rights reserved. This book or parts thereof may not be reproduced in any form without written permission of the publisher.

### THANK YOU FOR PURCHASING THIS RACAL INSTRUMENTS PRODUCT.

For this product, or any other Racal Instruments product that incorporates software drivers, you may access our web site to verify and/or download the latest driver versions. The web address for driver downloads is:

#### http://www.racalinstruments.com/downloads

You will be asked to register one time only to gain access to the driver and product manual downloads sections. At registration a cookie will be placed on your computer if you choose to accept it. This is done to facilitate your use of these sections on future visits. You may refuse to accept the cookie and still have complete access to the software driver database but will have to re-register every time you visit. This cookie is for ease of use only and no information is gathered for, sold, or reported to, any third party organization.

If you have any questions about software driver downloads or our privacy policy, please contact us at

info@racalinstruments.com.

### WARRANTY STATEMENT

All Racal Instruments, Inc. products are designed and manufactured to exacting standards and in full conformance to Racal's ISO 9001 procedures.

For the specific terms of your standard warranty, or optional extended warranty or service agreement, contact your Racal customer service advisor. Please have the following information available to facilitate service.

- 1. Product serial number
- 2. Product model number
- 3. Your company and contact information

You may contact your customer service advisor by:

E-Mail:	Helpdesk@racalinstruments.com	
Telephone:	+1 800 722 3262 +44(0) 8706 080134 +852 2405 5500	(USA) (UK) (Hong Kong)
Fax:	+1 949 859 7309 +44(0) 1628 662017 +852 2416 4335	(USA) (UK) (Hong Kong)

### **RETURN of PRODUCT**

Authorization is required from Racal Instruments before you send us your product for service or calibration. Call your nearest Racal Instruments support facility. A list is located on the last page of this manual. If you are unsure where to call, contact Racal Instruments, Inc. Customer Support Department in Irvine, California, USA at 1-800-722-3262 or 1-949-859-8999 or via fax at 1-949-859-7139. We can be reached at: <u>helpdesk@racalinstruments.com</u>.

### **PROPRIETARY NOTICE**

This document and the technical data herein disclosed, are proprietary to Racal Instruments, and shall not, without express written permission of Racal Instruments, be used, in whole or in part to solicit quotations from a competitive source or used for manufacture by anyone other than Racal Instruments. The information herein has been developed at private expense, and may only be used for operation and maintenance reference purposes or for purposes of engineering evaluation and incorporation into technical specifications and other documents which specify procurement of products from Racal Instruments.

### DISCLAIMER

Buyer acknowledges and agrees that it is responsible for the operation of the goods purchased and should ensure that they are used properly and in accordance with this handbook and any other instructions provided by Seller. RII products are not specifically designed, manufactured or intended to be used as parts, assemblies or components in planning, construction, maintenance or operation of a nuclear facility, or in life support or safety critical applications in which the failure of the RII product could create a situation where personal injury or death could occur. Should Buyer purchase RII product for such unintended application, Buyer shall indemnify and hold RII, its officers, employees, subsidiaries, affiliates and distributors harmless against all claims arising out of a claim for personal injury or death associated with such unintended use.

# FOR YOUR SAFETY

Before undertaking any troubleshooting, maintenance or exploratory procedure, read carefully the **WARNINGS** and **CAUTION** notices.





This equipment contains voltage hazardous to human life and safety, and is capable of inflicting personal injury.



If this instrument is to be powered from the AC line (mains) through an autotransformer, ensure the common connector is connected to the neutral (earth pole) of the power supply.



Before operating the unit, ensure the conductor (green wire) is connected to the ground (earth) conductor of the power outlet. Do not use a two-conductor extension cord or a three-prong/two-prong adapter. This will defeat the protective feature of the third conductor in the power cord.



Maintenance and calibration procedures sometimes call for operation of the unit with power applied and protective covers removed. Read the procedures and heed warnings to avoid "live" circuit points.

Before operating this instrument:

- 1. Ensure the proper fuse is in place for the power source to operate.
- 2. Ensure all other devices connected to or in proximity to this instrument are properly grounded or connected to the protective third-wire earth ground.

If the instrument:

- fails to operate satisfactorily
- shows visible damage
- has been stored under unfavorable conditions
- has sustained stress

Do not operate until, performance is checked by qualified personnel.

# Table of ContentsRacal M1706 User's Manual

Chapter 1	
Getting Started1-1	_
What's in this Manual?	
Module Description1-1	
Racal M1706 Features1-1	
Output Circuitry1-2	
Input Circuitry	
Wiring and Configuration	
Wiring to the Supplied Mating Connector1-4	
Racal M1706 Digital I/O Wiring Information	
Chapter 2	
Register Programming2-1	
Introduction2-1	
Block Diagram Description2-1	
Module Control2-1	
ID EEPROM2-1	
Input Circuit2-1	
High Drive Circuit2-1	
Low Drive Circuit2-2	
Ground and Power Supply Conditioning2-2	,
Register Addressing in the VXIbus Environment2-3	
Logical Address2-3	
A16/A24 Memory Mapping2-3	
Determining a Module's A16 Base Address2-4	
A16 Address Space Inside the Command Module2-4	
A16 Address Space Outside the Command Module2-5	i.
Addressing A16 Registers2-6	j.
Addressing A24 Registers2-6	i
Program Example2-7	1
Registers in A16 Address Space2-9	1
VXI ID Register2-9	1
VXI Device Type Register2-9	1
VXI Status/Control Register2-10	
VXI Offset Register2-10	
Interrupt Selection Register2-11	
Registers in A24 Address Space2-13	¢.,
Status Register2-13	
Bit Definitions2-13	
Control Register2-13	
Bit Definitions	
Output Register2-14	
Bit Definitions	
Output Enable Register2-14	
Bit Definitions	
Input Register2-15	
Bit Definitions2-15	6

2-15
2-15
2-15
2-16
2-16
2-16
2-16

## Appendix A

Specifications	A-1
M-Module Specification Compliance	A-1
Racal M1706 Specifications	A-1
Carrier Interface Specifications	
I/O Lines Specifications	A-1
User Connector	A-1
Power Requirements	A-1
•	
Index	I-1

# Chapter 1 Getting Started

# What's in this Manual?

This manual contains a module description, configuration and wiring information, register maps, and specifications for the M-Module.

• Racal M1706 16-Bit Digital I/O Module (P/N 407876)

The Racal M1706 is intended to be installed on an M-Module Carrier. When it is necessary to reference a particular carrier, the C&H Technologies Model VX405C C-Size VXIbus M-Module Carrier will be used. Refer to the User Manual for the M-Module Carrier used for installation instructions.

# **Module Description**

The Racal M1706 is a digital input/output M-Module containing 16 data/actuator lines. These data lines offer TTL compatible inputs and open-drain outputs up to 30 volts. Each I/O line also provides active pull-up and pull-down for actuating external devices such as:

- Relays and switches
- High frequency coax relays or microwave switches
- Programmable attenuators
- Optical Isolators

# Racal M1706 Features

- Sixteen Digital Inputs or Outputs. Data that is written (output) may also be read back. Bits may be addressed as two 8-bit ports (Port 0 and Port 1), one 16-bit port (Port 0), or individual bits can be accessed.
- Support of M-Module Specification Type C Interrupts for pattern matching. An interrupt occurs (if enabled) when the incoming data matches the pattern stored in the Compare Data Register.
- Debounce capability for data lines used as inputs. The debounce circuitry allows incoming data to be debounced for a period of 3 mSec before being latched into the Input Register. You can enable/disable debounce for the Input Register, however, debounce is always active for the input to the pattern match interrupt circuit.
- TTL compatible levels or open-drain outputs. The 16 data lines provide for TTL compatible I/O (open-drain outputs up to 30 Volts, requires external pull-up).

• There are no I/O handshaking lines/modes.

**Output Circuitry** Figure 1-1 shows a simplified schematic of one bit's output circuitry and two example applications. For the driver commands, sourcing a "1" means that the output is driven high (2.9 Vdc or greater, sourcing up to 20 mA); sourcing a "0" means the output is driven low (0.4 Vdc or less, sinking up to 200mA).

# Caution Do not exceed the 30Vdc external voltage; doing so may damage the module.




Figure 1-1. Simplified Digital Output Circuit

**Input Circuitry** Figure 1-2 shows a simplified schematic of one bit's input circuitry and two example applications. Because the input bit has its own pull-up resistor, the bit can be used to detect switch closures to ground. Using external pull-ups, it can also be used with digital logic "high" levels of up to 30 Vdc. When used as digital inputs, a "HIGH" or "1" means a positive voltage (>1.8 Vdc) is present and "LOW" or "0" means a voltage of <0.8 Vdc is present.

# Caution Do not exceed the 30Vdc external voltage; doing so may damage the module.




Figure 1-2. Simplified Digital Input Circuit

# Wiring and Configuration

This section describes how to connect user wiring to Racal M1706.

**Note** The procedures in this section assume the M-Module(s) have already been installed into an M-Module Carrier. Since installation is dependent on the carrier used, instructions for installing M-Modules into the carrier are not included here. Refer to your M-Module carrier documentation for installation instructions.

WARNING SHOCK HAZARD. Only service-trained personnel who are aware of the hazards involved should install, remove, or configure the modules. Before installing or removing any module or carrier, disconnect power from the mainframe and user wiring.


Caution MAXIMUM VOLTAGE/CURRENT. Maximum voltage that may be applied (any I/O line to chassis) to the Racal M1706 is 30 VDC.

Caution STATIC ELECTRICITY. Static electricity is a major cause of component failure. To prevent damage to the electrical components on an M-Module or the carrier, observe anti-static techniques whenever installing, removing, or working on a carrier or M-Module.

# Wiring to the Supplied Mating Connector

Figure 1-3 shows the 44-pin user connector, its pinout, and a simplified schematic for the input/output circuitry. Figure 1-4 shows how to wire and assemble the supplied connector and hood.

**Note** Do not use the supplied hood if the Racal M1706 is installed in one of the two internal slots (Positions E or F) of the C&H Technologies Model VX405C M-Module Carrier.



# **Racal M1706 Digital I/O Wiring Information**

Figure 1-3. Racal M1706 User Connector and I/O Schematic




Figure 1-4. Assembling the Connector and Hood

**Note** Do not use the supplied hood if the Racal M1706 is installed in one of the two internal slots (Positions E or F) of the C&H Technologies Model VX405C M-Module Carrier.

# Introduction

This chapter describes how to program the Racal M1706 Digital I/O M-Module at the register level in an C&H Technologies Model VX405C Carrier installed in a VXIbus mainframe. Register programming is recommended only if you are unable to use the module's higher-level VXI*plug&play* driver. For information on using the VXI*plug&play* driver, refer to the included help files.

# **Block Diagram Description**

	In order to register program the Racal M1706, it is important to understand its operation at the block diagram level. Figure 2-1 shows a simplified block diagram of the module.
Module Control	This block contains all of the logic for the module including all registers, interrupt control, and carrier interface.
ID EEPROM	The EEPROM holds sixty-four 16-bit words of M-Module ID data and VXI M-module data. Refer to "ID EEPROM Register" on page 2-16 for EEPROM contents.
Input Circuit	The input comparator maintains correct TTL high and low levels by shifting the input voltages to compensate for the forward voltage drop of the blocking diode. A reference voltage of +1.9Vdc is applied to the inverting input of the comparator. When the input is in the range of 0Vdc to +4.3Vdc the blocking diode is forward biased, and its forward voltage drop is added to the applied voltage. For example, when 0Vdc is applied to the data line, +0.7Vdc is present on the comparator's non-inverting input. Similarly, when the input signal is greater than +1.2Vdc, a voltage greater than +1.9 Vdc is applied to the comparator's non-inverting input causing its output to go high. When the applied voltage is less than +1.2Vdc, a voltage less than +1.9Vdc is applied to the comparator causing its output to be low. The pull-up resistor on the comparator's non-inverting input allows external ground connections and open circuits to be detected.
High Drive Circuit	The high drive circuit (active when sourcing a high, 2.9 Vdc) consists of a blocking diode and a PNP transistor circuit for each line. The transistor is in a high impedance state when the line is not output-enabled or the line is driving low.

# **Low Drive Circuit**

The low drive circuit (active when sourcing a low, 0.4Vdc) consists of one MOSFET, and a pull-down resistor. The MOSFET is in a high impedance state when the line is not output-enabled or the line is driving high. During a low level output, the MOSFET is turned on creating a low impedance path from the channel input to channel common. The MOSFET can sink up to 200mA.

# Ground and Power Supply Conditioning

This block filters the +5Vdc power to produce the VCC power necessary for the logic circuity and isolates the various grounds used by the module. The module does not use  $\pm 12$ Vdc power.




Figure 2-1. Racal M1706 Simplified Block Diagram

# **Register Addressing in the VXIbus Environment**

Logical Address	Each module in a VXIbus (VXI) system, whether VXI or M-Module, must have a unique logical address. The C&H Technologies Model VX405C Carrier provides a logical address for each installed M-Module. Refer to the VX405C Installation Section for details (if you are using a different carrier, refer to that carrier's documentation for register-based addressing information).
A16/A24 Memory Mapping	The VXI Specification allows for only 64 bytes of address space in A16 memory. However, the M-Module Specification defines 256 bytes of address space. To resolve this conflict, the VX405C Carrier provides two memory segments for each installed M-Module. The first is in the VXI A16 memory space and contains the standard VXI registers. The second memory segment is in the VXI A24 memory space and contains all other M-Module registers (these registers are described starting on page 2-9). Figure 2-2 on page 2-4 shows the A16/A24 mapping for a typical M-Module.
Note	The M-Module's ID word (from the ID EEPROM) is mapped into the VXI Manufacturer ID Register at address $00_h$ and the M-Module's VXI Device Type word is mapped into the VXI Device Type Register at address $02_h$




Figure 2-2. A16/A24 Address Mapping

# Determining a Module's A16 Base Address

A16 Address Space Inside the Command Module To access a register in A16 memory, you must specify a hexadecimal or decimal register address. This address consists of a base address plus a register offset. The A16 base address depends on whether or not you are using a GPIB Slot 0.

When <u>using</u> a GPIB Slot 0, the base address is computed as:

 $1FC000_{h} + (LADDR_{h} \cdot 40_{h})$ or (decimal) 2,080,768 + (LADDR \cdot 64)

#### Where:

 $1FC000_h$  (2,080,768) is the A16 starting address LADDR is the module's logical address  $40_h$  (64) is the number of address bytes allocated per module

For example, if the M-Module has a logical address of  $78_h$  (120) the A16 base address becomes:

 $\begin{aligned} 1\text{FC000}_{\text{h}} + (78_{\text{h}} \cdot 40_{\text{h}}) &= 1\text{FC000}_{\text{h}} + 1\text{E00}_{\text{h}} = 1\text{FDE00}_{\text{h}} \\ or \quad (\text{decimal}) \\ 2,080,768 + (120 \cdot 64) &= 2,080,768 + 7680 = 2,088,448 \end{aligned}$ 

### A16 Address Space Outside the Command Module

When a GPIB Slot 0 is <u>not</u> part of your system, the base address is computed as:

 $C000_{h} + (LADDR_{h} \cdot 40_{h})$ or (decimal)  $49,152 + (LADDR \cdot 64)$ 

Where:

 $C000_h$  (49,152) is the A16 starting address LADDR is the module's logical address  $40_h$  (64) is the number of address bytes allocated per module

For example, if the M-Module has a logical address of  $78_{h}$  (120) the A16 base address becomes:

 $\begin{aligned} \text{C000}_{\text{h}} + (78_{\text{h}} \cdot 40_{\text{h}}) &= \text{C000}_{\text{h}} + 1\text{E00}_{\text{h}} = \text{DE00}_{\text{h}} \\ or \quad (\text{decimal}) \\ 49,152 + (120 \cdot 64) &= 49,152 + 7680 = 56,832 \end{aligned}$ 

Addressing A16 Registers	As shown in Figure 2-2 on page 2-4, VXI registers for an M-Module are mapped into A16 address space. To access one of these registers, add the A16 base address to the register offset. For example, an M-Module's VXI Status/Control Register has an offset of $04_h$ . To access this register (assuming the system <u>does not</u> have a GPIB Slot 0 Module), use the register address:
	$1FDE00_{h} + 04_{h} = 1FDE04_{h}$ or (decimal) 2,088,488 + 4 = 2,088,452
Addressing A24 Registers	<ul> <li>As shown in Figure 2-2 on page 2-4, most of the registers for an M-Module are mapped into A24 address space. To access one of these registers:</li> <li>1. Obtain the A24 base address by reading the VXI Offset Register (06<sub>h</sub>) in A16 memory.</li> </ul>
	2. Add the A24 base address to the register offset (see Table 2-2). For example, if the A24 base address is $200100_{\rm h}$ , to access the Output Register ( $10_{\rm h}$ ):
	$200100_{h} + 10_{h} = 200110_{h}$ or (decimal) 2,097,408 + 16 = 2,097,424

2-6 Register Programming

# **Program Example**

The following C language program demonstrates how to program at the register level. The program reads the ID, Device Type, Status, and A24 registers then sets bits 00 and 02 to a HI state. This program was written and tested in Microsoft Visual C++ but should compile under any standard ANSI C compiler.

To run this program you must have the NI VISA library, a GPIB interface module installed in your PC, and an GPIB Slot 0 module such as a Racal 1260-00C.

#include <visa.h>
#include <stdio.h>
#include <stdlib.h>

ViSession viRM,m\_mod; int main() {

unsigned short id\_reg,dt\_reg ; unsigned short stat\_reg, a24\_offset ; /\* ID & Device Type Registers \*/ /\* Status Register & A24 offset register \*/

short value;

ViStatus errStatus;

/\*Status from each VISA call\*/

```
/* Open the default resource manager */
errStatus = viOpenDefaultRM ( &viRM);
if (VI_SUCCESS > errStatus){
    printf("ERROR: viOpenDefaultRM() returned 0x%x\n",errStatus);
    return errStatus;}
```

/\* Open the M-Module instrument session ; Logical Address = 8 \*/
errStatus = viOpen(viRM,"GPIB-VXI0::8",VI\_NULL,VI\_NULL,&m\_mod);
if (VI\_SUCCESS > errStatus){
 printf("ERROR: viOpen() returned 0x%x\n",errStatus);
 return errStatus;}

/\* read and print the module's ID Register \*/
errStatus = viln16(m\_mod,VI\_A16\_SPACE,0x00,&id\_reg);
if (VI\_SUCCESS > errStatus){
 printf("ERROR: viln16() returned 0x%x\n",errStatus);
 return errStatus;}
printf("ID register = 0x%4X\n", id reg);

```
/* read and print the module's Device Type Register */
errStatus = viln16(m_mod,VI_A16_SPACE,0x02,&dt_reg);
if (VI_SUCCESS > errStatus){
    printf("ERROR: viln16() returned 0x%x\n",errStatus);
    return errStatus;}
printf("Device Type register = 0x%4X\n", dt_reg);
```

/\* read and print the module's Status Register \*/
errStatus = viln16(m\_mod,VI\_A16\_SPACE,0x04,&stat\_reg);
if (VI\_SUCCESS > errStatus){
 printf("ERROR: viln16() returned 0x%x\n",errStatus);
 return errStatus;}
printf("Status register = 0x%hx\n", stat\_reg);

/\* read and print the module's A24 Offset Register \*/
errStatus = viln16(m\_mod,VI\_A16\_SPACE,0x06,&a24\_offset);
if (VI\_SUCCESS > errStatus){
 printf("ERROR: viOpen() returned 0x%x\n",errStatus);
 return errStatus;}
printf("A24 Offset register value = 0x%hx\n", a24\_offset);

/\* Drive Bits 00 and 02 to HI State \*/
errStatus = viOut16(m\_mod,VI\_A24\_SPACE,0x10,0x05);
if (VI\_SUCCESS > errStatus){
 printf("ERROR: viOut16() returned 0x%x\n",errStatus);
 return errStatus;}

/\* Close the M-Module Instrument Session \*/
errStatus = viClose (m\_mod);
if (VI\_SUCCESS > errStatus) {
 printf("ERROR: viClose() returned 0x%x\n",errStatus);
 return 0;}

/\* Close the Resource Manager Session \*/
errStatus = viClose (viRM);
if (VI\_SUCCESS > errStatus) {
 printf("ERROR: viClose() returned 0x%x\n",errStatus);
return 0;}

return VI\_SUCCESS;
}

# **Registers in A16 Address Space**

Table 2-1 lists the five registers in the A16 memory space. The following paragraphs describe each register.

Address Mapping	Registers
00 <sub>16</sub>	VXI ID Register
02 <sub>16</sub>	VXI Device Type Register
04 <sub>16</sub>	VXI Status/Control Register
06 <sub>16</sub>	VXI Offset Register
20 <sub>16</sub>	M-Module Interrupt Control Register

#### Table 2-1. VXIbus A16 Memory Instrument Registers

VXI ID Register	The ID Register is a read only register at address 00 <sub>h</sub> (MSB) and 01 <sub>h</sub> (LSB).

<b>b+00</b> <sub>h</sub>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Write		Undefined														
Read	Device	Class	Addi Spa		Manufacturer ID											

- **Device Class:** this field should always be 11 indicating a register-based device.
- Address Space: 00 indicating A16/A24 device
- Manufacturer ID: 4091 (decimal) for Racal Instruments.

# VXI Device Type Register

The Device Type Register is a read only register at address  $02_h$  (MSB) and  $03_h$  (LSB). Reading this register returns a unique identifier for each M-Module.

<b>b+02</b> <sub>h</sub>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Write		Undefined														
Read	Required Memory M-Module Model Code							de								

• **Required Memory**: 1111<sub>h</sub> indicating 256 byte block required.

• M-Module Model Code: F260<sub>h</sub> for the Racal M1706.

# VXI Status/Control Register

The Status/Control Register is a read/write register (address  $04_h$  and  $05_h$ ) that controls the module and indicates its status.

<b>b+04</b> <sub>h</sub>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Write (Control)	A24 Enable		Reserved											Sysfail Inhibit	Reset	
Read (Status)	A24 Active	MODID*	DID* M-Module Device Dependent Ready Passed							Device D	ependent					

- A24 Enable. A 1 in this field means access to the devices A24 registers is enabled.
- **Sysfail Inhibit.** Writing a 1 disables the M-Module from driving the SYSFAIL\* line.
- **Reset.** Writing a 1 to this field forces the M-Module to reset.
- A24 Active. A 1 in this field indicates the M-Module's registers in A24 memory space can be accessed. Default = 1.
- **MODID\*.** A 1 in this field indicates that the M-Module is not selected via the P2 MODID line. A 0 indicates the M-Modules is selected by a high state on the P2 MODID line.
- **Ready.** A 1 in this field indicates that the M-Module is ready to accept commands. A 0 indicates the M-Module is busy and not ready to accept commands.
- **Passed.** A 1 in this field indicates the M-Module passed its self test successfully. A 0 indicates the M-Module is either executing or has failed its self test.

### VXI Offset Register

**r** The Offset Register (address  $06_h$  and  $07_h$ ) contains the value of the base address for accessing registers in the A24 address space.

<b>b+06</b> <sub>h</sub>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Write	A24 Space Base address for those M-Modules needing A24 memory															
Read				A24 Sp	ace Base	e address	s for the	se M-N	lodules	needin	g A24 r	nemory				

# Interrupt Selection Register

The Interrupt Selection Register (base  $+ 20_h$ ) specifies which VXI interrupt line the M-Module will use. M-Modules may generate interrupts to indicate that a command has been completed. These interrupts are sent to and acknowledged by the Slot 0 Module or other system controller via one of seven VXI backplane interrupt lines. Different controllers treat the interrupt lines differently, and you should refer to your controller's documentation to determine how to set the interrupt level. GPIB Command Modules configured as VXI Resource Managers treat all interrupt lines as having equal priority. For interrupters using the same line, priority is determined by which slot they are installed in; lower-numbered slots have higher priority than higher-numbered slots. Slot 0 Modules service line 1 by default, so it is normally correct to leave the interrupt level set to the factory default of IRQ1.

<b>b+20</b> <sub>h</sub>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Write	Reserved INT													VXI I	nterrup	t Line
Read (default value)					F	Reserved							INT 1	VXI li 0	nterrup 0	t Line 1

If your controller's documentation instructs you to change the interrupt level, you need to specify the level in the VXI Interrupt Selection Register. To cause the M-Module to interrupt on one of the VXI interrupt lines, write to the appropriate bits (refer to table below). To disable the module's interrupt, set the bits to 000. Selecting other than the default interrupt line 1 is not recommended. Reading the default value of this register returns the value XXX9<sub>h</sub>.

Bits 2 - 0	Selected Interrupt Line
000	NONE (Interrupt Disabled)
001	IRQ1 (default)
010	IRQ2
011	IRQ3
100	IRQ4
101	IRQ5
110	IRQ6
111	IRQ7

M-Module specifications define three types of interrupts. The INT bit (bit 3) determines which M-Module interrupt style is supported. If INT is set to a 0, the M-Module supports interrupt types A and B. If INT is set to a 1, the M-Module supports interrupt type C (this is the default).

**Type A Interrupts** The interrupting M-Module removes the interrupt request upon a register access (software method) to the interrupting M-Module (such as reading the Status Register). DTACK\* is not asserted during interrupt acknowledge.

- Type B InterruptsThe interrupting M-Module removes the interrupt<br/>request via a hardware method (on IACK\* going low)<br/>but provides no vector information for the interrupt.<br/>This is the same as Type C interrupts except that no<br/>vector is supplied and DTACK\* is not asserted.
- **Type C Interrupts** The interrupting M-Module removes the interrupt request via a hardware method and provides an interrupt vector on the data bus and DTACK\* is asserted during the interrupt acknowledge cycle. The M-Module removes the interrupt request by IACK\* going low.

In VXI specifications however, only two types of interrupts are defined; RORA (Release on Register Access) and ROAK (Release on Acknowledge). The C&H Technologies Model VX405C Carrier converts M-Module Type A interrupts to RORA and Types B and C interrupts to ROAK (default).

- **RORA Interrupts** The interrupting device provides its logical address on the data bus (D0 D7) during the interrupt acknowledge cycle that was initiated in response to its interrupt request. It does not remove the interrupt request until its Status/Control register is accessed.
- **ROAK Interrupts** The interrupting device removes the interrupt request upon the presence of a properly addressed interrupt acknowledge cycle and provides its logical address on the data bus (D0 - D7). A cause/status byte is also placed on the data bus (D15 - D8)

# **Registers in A24 Address Space**

Table 2-2 shows the register definitions for the Racal M1706.

Word Address (Offset from A24 Base)	Register Name	Register Type
00 <sub>h</sub>	Status Register	Read Only
02 <sub>h</sub>	Control Register	Read/Write
04 <sub>h</sub> - 0E <sub>h</sub>	Reserved	NA
10 <sub>h</sub>	Output Register	Read/Write
12 <sub>h</sub>	Output Enable Register	Read/Write
14 <sub>h</sub>	Input Register	Read Only
16 <sub>h</sub>	Compare Enable Register	Read/Write
18 <sub>h</sub>	Compare Data Register	Read/Write
1A <sub>h</sub> - 7E <sub>h</sub>	Unused	NA
80 <sub>h</sub> - FE <sub>h</sub>	ID EEPROM	Read/Write

#### Table 2-2. Racal M1706 Registers

**Status Register** This register monitors the module's Ready and Interrupt Status states.

b+00 <sub>h</sub>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Write								Re	eserve	d						
Read						Re	serve	t							Int. Status	Ready

**Reset Condition** -- Bit 00 = logic "1", Bit 01 = logic "0".

**Bit Definitions** Ready -- When set to logic "1", the M-Module is ready to accept read or write instructions. When set to logic "0", the M-Module is busy and will not accept any new instructions.

**Interrupt Status** -- This bit mirrors the module's interrupt (IRQ) line. When set to logic "1", an interrupt is being asserted. When set to logic "0", interrupt is not being asserted.

# **Control Register**

This register controls module reset (soft reset), interrupt enabling, and debounce enabling.

b+02 <sub>h</sub>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Write						Reser	ved							Deb. Cont.	Int. Enable	Reset
Read						Reser	ved							Deb. Cont.	Int. Enable	Reset

**Reset condition** -- Bits 00 - 03 = logic "0".

**Bit Definitions** Reset -- Writing a logic "1" to this bit initiates a soft reset. Writing a logic "0" to this bit terminates soft reset.

**Interrupt Enable** -- Writing a logic "1" to this bit enables the M-Module to interrupt upon a pattern match (see "Interrupt Registers" on page 2-15). Writing a logic "0" to this bit disables interrupting.

**Debounce Control** -- Writing a logic "1" to this bit enables the debounce circuitry. When enabled, input data will incur a 3 ms debounce time period prior to being latched into the Input Register. Writing a logic "0" to this bit disables the debounce circuitry--input data will be immediately latched into the Input Register.

# **Output Register**

This register acts as a latch for data being output from the carrier to the device under test.

b+10 <sub>h</sub>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Write	D15	D14	D13	D12	D11	D10	D09	D08	D07	D06	D05	D04	D03	D02	D01	D00
Read	D15	D14	D13	D12	D11	D10	D09	D08	D07	D06	D05	D04	D03	D02	D01	D00

### **Bit Definitions**

**5 D00 - D15** -- These are the 16 data output bits corresponding to the data output lines D00 - D15.

# Output Enable This register enables/disables output data lines. Register

b+12 <sub>h</sub>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Write	D15	D14	D13	D12	D11	D10	D09	D08	D07	D06	D05	D04	D03	D02	D01	D00
Read	D15	D14	D13	D12	D11	D10	D09	D08	D07	D06	D05	D04	D03	D02	D01	D00

**Reset Condition** -- Bits 15 - 00 = logic "0"

**Bit Definitions D00 - D15** -- These are the 16 output enable bits corresponding to the data output lines D00 - D15. When you write a logic "1" to a specific bit, the corresponding data line is enabled to output data. When you write a logic "0" to a specific bit, the corresponding data line is disabled from outputting data.

# **Input Register**

This register acts as a latch for data being input to the M-Module from the device under test.

b+14 <sub>h</sub>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Write								Rese	erved							
Read	D15	D14	D13	D12	D11	D10	D09	D08	D07	D06	D05	D04	D03	D02	D01	D00
	Bit D	Defini	itions	5 D(	00 - D	<b>15</b> T	hese a			= logic a inpu		corresp	oondin	g to th	e data	input
		<b>Note</b> If the module is reset, with no loads or signals applied, the inp will contain the value $FFFF_h$ because of the internal pull-up ressource a low and then perform and then read the input register may still show a low. It takes approximately 5µS after the outp for the pull-ups to bring the input circuit up to the minimum 1.4 indication.											ip resis ister th output	stors. I ne resp is dis	f you oonse abled	
Interru	may still show a low. It takes approximately $5\mu$ S after the for the pull-ups to bring the input circuit up to the minimum structure to the minim												ontrol ng bits	which in the	data l Comp	lines

# **Compare Enable** Register

This register enables/disables bits for interrupt pattern matching.

b+16 <sub>h</sub>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Write	D15	D14	D13	D12	D11	D10	D09	D08	D07	D06	D05	D04	D03	D02	D01	D00
Read	D15	D14	D13	D12	D11	D10	D09	D08	D07	D06	D05	D04	D03	D02	D01	D00

**Reset Condition** -- Bits 15 - 00 = logic "0"

**Bit Definitions** 

**D00 - D15** -- These are the 16 compare enable bits corresponding to the bits in the Compare Data Register. When you write a logic "1" to a specific bit in the Compare Enable Register, that bit will be used in the pattern comparison. When you write a logic "0" to a specific bit, that bit will not be used in the pattern comparison.

# Compare Data This register is where you store a data pattern for interrupt pattern matching. Register

b+18 <sub>h</sub>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Write	D15	D14	D13	D12	D11	D10	D09	D08	D07	D06	D05	D04	D03	D02	D01	D00
Read	D15	D14	D13	D12	D11	D10	D09	D08	D07	D06	D05	D04	D03	D02	D01	D00

**Reset Condition** -- Bits 15 - 00 = logic "0"

**Bit Definitions D00 - D15** -- These bits contain the pattern to be matched in interrupt pattern comparison.

ID EEPROM<br/>RegisterThe ID EEPROM Register allows you to access the contents of the ID<br/>EEPROM. The ID EEPROM contains sixty-four 16-bit words of M-Module<br/>ID data and VXI M-Module data.

**Note** This register is intended to be used by the higher-level software driver. The software driver must perform a series of many reads and writes to this register to perform the required functions within the EEPROM. When register programming, it is much easier to read the module ID data from the VXI registers (A16 memory area) instead of reading the ID EEPROM Register. A16 addressing is discussed earlier in this chapter. Do NOT attempt to read the ID EEPROM. Do not attempt to read the EEPROM Registers.

<b>b+80</b> <sub>h -</sub> FE <sub>h</sub>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Write									U	nused						
Read														Chip Select	Clock	Data In/Out

**Reset Condition** -- Bits 15 - 08 = logic "1", Bits 07 - Bit 00 = logic "0".

# Caution Do not attempt to write to Bit 00 of the ID EEPROM register. You could possibly write-over the contents of the ID EEPROM.

**Bit Definitions** Data In/Out -- Reading this bit returns the value returned from the Data Out pin of the ID EEPROM.

**Clock** -- Writing a logic "1" to this bit forces the SK pin of the ID EEPROM high and writing a logic "0" drives it low. This bit is used as a clock to the ID EEPROM for reading data out. Reading this bit always returns logic "0".

**Chip Select** -- Writing a logic "1" to this bit selects the ID EEPROM. Writing a logic "0" to this bit deselects the EEPROM. Reading this bit always returns logic "0".

Word Number	Description	ID EEPROM Contents		
0	Sync Code			
1	M-Module Number (binary code)	069A <sub>h</sub> (binary-coded 1690)		
2	Revision Number (binary code)	0001 <sub>h</sub> 0868 <sub>h</sub>		
3	Module Characteristics			
4 - 7	Reserved	0000 <sub>h</sub>		
8 - 15	Module Dependent	0000 <sub>h</sub>		
16	VXI Sync Code	ACBAh		
17	VXI ID	$CFFF_{h}$		
18	VXI Device Type	F260 <sub>h</sub>		
19 - 31	Reserved	0000 <sub>h</sub>		
32 - 63	Module Dependent	0000 <sub>h</sub>		

Table 2-3. ID EEPROM Contents

# **M-Module Specification Compliance**

The Racal M1706 complies with the Mezzanine M-Module Specification. The Racal M1706 also supports:

- A08, D16 accesses
- INTC interrupts
- IDENT capability

# **Racal M1706 Specifications**

Carrier Interface Specifications	The Racal M1706 incorporates the standard 40-pin, 20x2 row connector interface to the carrier board for power and data/control, but does not have the 24-pin optional connector for carrying user-connections back onto the carrier board.
I/O Lines Specifications	Maximum Output Voltage: +30 VDC (I/O to Chassis or common)
	Output Characteristics: Vout (hi): $\geq 2.9 \text{ V} @ \text{ I}_{\text{source}} \leq 20 \text{ mA}$ Vout(lo): $\leq 0.4 \text{ V} @ \text{ I}_{\text{sink}} \leq 200 \text{ mA}$
	Input Characteristics: $Vin(hi): \ge 1.8 V$ $Vin(lo): \le 0.8 V$

User Connector

44-pin D-Sub connector.

### **Power Requirements**

	Ι <sub>ΡΜ</sub> (Α)	I <sub>DM</sub> (A)
+5VDC	0.385	0.350
+12VDC	0	0
-12VDC	0	0

### Α

A16 Base Address, 2-4 A16/A24 Memory Mapping, 2-3 A24 Offset Register, 2-10 Addressing A16 Registers A16 Registers, Addressing, 2-6 Addressing A24 Registers A24 Registers, Addressing, 2-6

# В

Base Address, 2-4 Block Diagram, 2-1

# С

Circuitry High Drive, 2-1 Input, 1-3, 2-1 Low Drive, 2-2 Output, 1-2 Compliance, M-Module specification, A-1 Connector, wiring, 1-4 Control Register, 2-13

# D

Description, module, 1-1 Descriptions, register, 2-13 Device Type Register, 2-9

# Ε

EEPROM. ID, 2-1

### F

Field Wiring, 1-4

### Η

handshaking, 1-2 High Drive Circuit, 2-1

### I

ID EEPROM, 2-1 ID Register, 2-9 Input Circuit, 2-1 Input Circuitry, 1-3 Input Register, 2-15 Interrupt Selection Register, 2-11 Interrupts ROAK, 2-12 RORA, 2-12 Type A, 2-11 Type B, 2-12 Type C, 2-12

# L

Logical Address, 2-3 Low Drive Circuit, 2-2

### Μ

M-Module specification compliance, A-1 Module Control, 2-1 Module Description, 1-1 Module registers, 2-13 Module Specifications, A-1

# 0

Offset Register, 2-10 Output Circuitry, 1-2 Output Enable Register, 2-14 Output Register, 2-14

# Ρ

Power Supply, 2-2

# R

Register Control, 2-13 Device Type, 2-9 ID, 2-9 Input, 2-15 Interrupt Selection, 2-11 Offset, 2-10 Output, 2-14 Output Enable, 2-14 Status, 2-13 Status/Control, 2-10 Register descriptions, 2-13 ROAK Interrupts, 2-12 RORA Interrupts, 2-12

# S

Specification compliance, M-Module, A-1 Specifications, A-1 Status Register, 2-13 Status/Control Register, 2-10

# Т

Type A Interrupts, 2-11 Type B Interrupts, 2-12 Type C Interrupts, 2-12

# U

User Wiring, 1-4

# V

VXI Device Type Register, 2-9 VXI ID Register, 2-9 VXI Offset Register, 2-10 VXI Status/Control Register, 2-10

### W

Wiring and Configuration, 1-4

#### **Racal Instruments**

### **REPAIR AND CALIBRATION REQUEST FORM**

To allow us to better understand your repair requests, we suggest you use the following outline when calling and include a copy with your instrument to be sent to the Racal Repair Facility.

ModelSer	ial No [	Date							
Company Name	Purchase Orde	er #							
Billing Address									
	City								
State/Province	Zip/Postal Code	Country							
Shipping Address									
	City								
State/Province	Zip/Postal Code	Country							
Technical Contact	Phone Number ( )								
Purchasing Contact									
details, such as input/output lev 2. If problem is occurring when	em and symptoms you are havi vels, frequencies, waveform det unit is in remote, please list the	tails, etc.							
controller type.									
	formation you feel would be be etc.)								
4. Is calibration data required?	Yes No (please circle	one)							
Call before shipping Note: We do not accept "collect" shipments.	Ship instruments to nearest	support office.							